riscv/csr/
mtvec.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
// Licensed under the Apache License, Version 2.0 or the MIT License.
// SPDX-License-Identifier: Apache-2.0 OR MIT
// Copyright Tock Contributors 2022.

use kernel::utilities::registers::register_bitfields;

// mtvec contains the address(es) of the trap handler
register_bitfields![usize,
    pub mtvec [
        trap_addr OFFSET(2) NUMBITS(crate::XLEN - 2) [],
        mode OFFSET(0) NUMBITS(2) [
            Direct = 0,
            Vectored = 1
        ]
    ]
];