lowrisc/registers/
sram_ctrl_regs.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
// Licensed under the Apache License, Version 2.0 or the MIT License.
// SPDX-License-Identifier: Apache-2.0 OR MIT
// Copyright lowRISC contributors 2023.

// Generated register constants for sram_ctrl.
// Built for Earlgrey-M2.5.1-RC1-493-gedf5e35f5d
// https://github.com/lowRISC/opentitan/tree/edf5e35f5d50a5377641c90a315109a351de7635
// Tree status: clean
// Build date: 2023-10-18T10:11:37

// Original reference file: hw/ip/sram_ctrl/data/sram_ctrl.hjson
use kernel::utilities::registers::ReadWrite;
use kernel::utilities::registers::{register_bitfields, register_structs};
/// Number of alerts
pub const SRAM_CTRL_PARAM_NUM_ALERTS: u32 = 1;
/// Register width
pub const SRAM_CTRL_PARAM_REG_WIDTH: u32 = 32;

register_structs! {
    pub SramCtrlRegisters {
        /// Alert Test Register
        (0x0000 => pub(crate) alert_test: ReadWrite<u32, ALERT_TEST::Register>),
        /// SRAM status register.
        (0x0004 => pub(crate) status: ReadWrite<u32, STATUS::Register>),
        /// Lock register for execution enable register.
        (0x0008 => pub(crate) exec_regwen: ReadWrite<u32, EXEC_REGWEN::Register>),
        /// Sram execution enable.
        (0x000c => pub(crate) exec: ReadWrite<u32, EXEC::Register>),
        /// Lock register for control register.
        (0x0010 => pub(crate) ctrl_regwen: ReadWrite<u32, CTRL_REGWEN::Register>),
        /// SRAM ctrl register.
        (0x0014 => pub(crate) ctrl: ReadWrite<u32, CTRL::Register>),
        (0x0018 => @END),
    }
}

register_bitfields![u32,
    pub(crate) ALERT_TEST [
        FATAL_ERROR OFFSET(0) NUMBITS(1) [],
    ],
    pub(crate) STATUS [
        BUS_INTEG_ERROR OFFSET(0) NUMBITS(1) [],
        INIT_ERROR OFFSET(1) NUMBITS(1) [],
        ESCALATED OFFSET(2) NUMBITS(1) [],
        SCR_KEY_VALID OFFSET(3) NUMBITS(1) [],
        SCR_KEY_SEED_VALID OFFSET(4) NUMBITS(1) [],
        INIT_DONE OFFSET(5) NUMBITS(1) [],
    ],
    pub(crate) EXEC_REGWEN [
        EXEC_REGWEN OFFSET(0) NUMBITS(1) [],
    ],
    pub(crate) EXEC [
        EN OFFSET(0) NUMBITS(4) [],
    ],
    pub(crate) CTRL_REGWEN [
        CTRL_REGWEN OFFSET(0) NUMBITS(1) [],
    ],
    pub(crate) CTRL [
        RENEW_SCR_KEY OFFSET(0) NUMBITS(1) [],
        INIT OFFSET(1) NUMBITS(1) [],
    ],
];

// End generated register constants for sram_ctrl